While such a structure has many inherent zdvantagcs such as reduced junction capacitances and immunity to CMOS latch-up, it suffers from the effects of a floating body which can significantly affect the device electrical characteristics under high drain fields [IJ. The effect of impact ionisation on the DC drain current is well documented but not the small-signal parameters of the device. With the device size shrinking, the effects of impact ionisation on the DC and AC characteristics are more pronounced. In this Letter we present experimental and simulation results of small-signal gate-to-drain (Cg,,) and gate-to-source (C,) of an SOS devicc and highlight the effect of impact ionisation.
Device and merlrod: Partially depleted SOS n-channel tranSiStOrS with 0.5 pm drawn length, 10 nm gate oxide fabricated on 100 nm thin film silicon were used to investigate the effects of impact ionisation. C, , and C, were measured against drain and gate bias using an HP 4284A LCR meter. DC characteristics were also measured using a semiconductor parameter analyser. T h e effect of impact ionisation on device characteristics was studied theoretically by numerical Simulation of the test device with and without impact ionisation physics using the 2-D device simulator SILVACO [2] .
Resulls: For a bulk device io inversion, C,,
is the total gate capacitance (=C,,.WL). As V,, increases, C , rises towards to 213 C, , and C,, decreases towards zero 131. Fig. I shows the measured C , and C, , against V , for the 0.5 pm-length SOS n-MOSFET at V, = I V (Vr=0.7V). C, rises with increasing Vds but reaches a plateau at Vd,=0.25 V and then rises again afler 1.2 V C,,, decreases with increasing V, initially but shows a small peak at V,, = 1.6 V before decreasing again. The plot of
I , V, , ,
at V , , = 1 V for the device is also shown in Fig. 1 . It can be seen that the features of C, is closely aligned with the rapid rise in drain current at the onset of impact ionisation [4] at Vas= L2V.
Impact ionisation induces a forward bias on the body-to-source junction and hence lowering of threshold voltage and an increase in inversion carrier concentration at the source end of the channel.
Theory of MOSFET gate capacitances shows that this leads to increase in C,, and a concomitant decrease in C, , [3] . We attribute the observed increase in C, to this effect. The peaking a t Vk = 1.6 V and delayed decrease in C, , require explanation. To investigate this, two-dimensional device simulation of the measurement was carried out. Far simplicity, we used a uniformly doped substrate and step junctions for the source and drain. The simulation capacitances with and without impact ionisation physics (wirh SILVACO default parameters for the Selberherr model (21) are shown in Fig. 2 . It is clear that the prcsencc of impact ionisation gives rise to C, and C,, with the same characteristics, including the detailed structures described, as our measurement. As indicated above, C, can be understood in terms of impact ionisation induced injection of electrons from source into the channel.
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To understand the behaviour of C,, we simulated and plotted in Fir. 3 the change in back surface potential of the SOS transistor with and without impact ionisation physics in response to I O mV change in VdS at Vd3= 1.4 V This emulates the measurement of Cs,,. It is seen that impact ionisation leads to higher changes in back surface potential than without impact ionisation. This implies that in measurement the potential of the isolated body is varying in response to the AC signal applied to the drain; this, in turn, leads to a changc in electric field across the gate oxide which is detected as an additional cornponcnt of C, not seen when impact ionisation is absent. This extra c:apacitance gives rise to the observed peaking and delayed decrease in Cx+ This difference in back surface potential has its origin in impacl. ionisation induced back surface inversion of SO1 devices [5] . That this is indeed the case is seen in the insen in Fig. 3 showing the mid-channel electron concentration profile at V, = 1.4Vand V, = 1.OV At higher Vds, higher impact ionisation rate leads to a stronger inversion channel at the (grounded) source end which electrostatically shields any drain-induced body AC potential from the gate: as well as reducing the Fraction of C,,,, that is coupled to the drain. Consequently Intmduction: Enhancement-mode HEMTs (E-HEMTs) have attracted increased interest recently as a solution to various requirements including single power supply in hand-hcld telephone power amplifiers and a direct-coupled FET logic necessary to implement highspeed low-pawer digital PLL, DA converter, frequency divider, and decision circuits as building blocks of fibre optic communication systems [I] . To date, most E-HEMTs have been implemented by reducing the gate-to-channel distance through a double recess process [Z] or increasing the Schottky barrier height [3] . However low etch selectivity or poor adhesion of gate metal has made it difficult to fabricate E-HEMTs using these methods. A novel process overcomes these disadvantages by employing a selective hydrogen treatment (SHT) in the gate region of the HEMT structure without any further recess etching and any use of different Schottky metal.
Previous work found that the SHT technique had considerable effects on device characteristics including thrcshold voltage shift, traansconductance, pale leakage current and low-frequency noise characteristics [4] . These changes are mostly related to the passivation of donor impurity and defects, and the change of surface stoichiometry [5] . Using the SHT technique and taking advantage o f large threshold shift, we implemented monolithic integration of E/D-HEMTs more easily without degradation of transconductance and RF performance.
Device fabrication: A commercially available Alo.24Ga0.76As/ Ino.2Gao SAS double heterostructure p-HEMT epi-wafer was used for the experiment (see Fig. I ). Devices were isolated by forming a mesa by means of wet etching with phosphoric-based etchant and ohmic contacts were formed by evaporating Ni/Au/Ce/Ni/Au and annealing at 405°C for 20 s. The gate recess was carried out using citricbased etchant while monitoring the current. The hydrogen treatment consists of two steps: (i) hydrogen exposure using RIE and (ii) annealing at 470°C for 25 s under N2 atmosphere. The samples underwent identical processing except for the hydrogen treatment and RTA. During the hydrogen treatment, the samples were masked with photoresist except far the gate region (2 pm) to prevent degradation of ohmic characteristics. After hydrogen treatment, Ti/Pt/Au gate metal (2 pm) was deposited, fallowed by Si,N." dcvice passivation and deposition of pad metal for probing. where 0" is the Schottky barrier height, AEc is the conduction band discontinuity, Nn is the activated donor concentration, and d is the thickness of the barrier layer. While M, and d arc intended to be invariant for various RF power and RTA temperature conditions, OB and ND are ascribed to such a large threshold voltage shift. As the RF power of hydrogen plasma increases, more atomic hydrogens are generated in the RIE chamber, accelerated by the electric field and diffused into the gate region. The diffused hydrogen atoms neutralise Si donors as well as deep-level dcfects near the surface and in the bulk.
Results and dircussions:
However, the electrical reactivation of the silicon donors can he obtained up to >90% after thermal treahnents at temperamres ,450'C for silicon-doped AlGaAs treated by hydrogen plasma, whilc deep levels are still passivated for temperamre <6OO0C [6]. Therefore the proper thermal annealing recovered DC characteristics of a device to such an extmt and simultaneously makes the residual deactivated donors in the barrier layer still sewe to shift the threshold voltage to the positive direction as shown in (I). Table I shows the threshold voltage V,, the gate-grounded drain current lDss, the cutoff frequency,Jz and the maximum oscillation frequency fm, for various RF power conditions under the thermal annealing at 470'C. Fig. 2 shows the transconductance and the drain saturation cumnt characteristics of the D-HEMT and the E-HEMT processed by SHT with RF power or 100 W. Fig. 3 shows the RF performances of the D-HEMT and the E-HEMT, which were measured at the bias condition exhibiting the peak g,". The Figures suggest that a large shift in the threshold voltage o f the HEMT can be achieved without degradation of transconductance and RF performance by changing RF power of hydrogen plasma Through the SRT technique. However, the SHT technique causes degradation in the linearity of the p-HEMT as shown in Fig. 2 since the neutralisation of donors produccs reduction of free electron concenm-
